נוסחאון במיקרו בקר 8051 לכיתה י"ג נוסחאון בשפת ASM 51 מקום למדבקת נבחן אין להעביר את הנוסחאון לנבחן אחר המשך בעמוד 2
|
|
- Vincent Fletcher
- 5 years ago
- Views:
Transcription
1 מדינת ישראל סוג הבחינה: גמר לבתי ספר לטכנאים ולהנדסאים נוסחאון במיקרו בקר 8051 משרד החינוך מועד הבחינה: אביב תשע"א, 2011 נספח לשאלונים: , אין להעביר את הנוסחאון לנבחן אחר מקום למדבקת נבחן ARITHMETIC OPERATIONS לכיתה י"ג )15 עמודים( נוסחאון בשפת ASM 51 DATA TRANSFER (cont.) Mnemonic Description Byte Cyc Mnemonic Description Byte Cyc ADD A,Rn Add register to Accumulator 1 1 MOVC A,@A+DPTR Move Code byte relative to DPTR to A 1 2 ADD A,direct Add direct byte to Accumulator 2 1 MOVC A,@A+PC Move Code byte relative to PC to A 1 2 ADD A,@Ri Add indirect RAM to Accumulator 1 1 MOVX A,@Ri Move External RAM (8-bit addr) to A 1 2 ADD A,#data Add immediate data to Accumulator 2 1 MOVX A,@DPTR Move External RAM (16-bit addr) to A 1 2 ADDC A,Rn Add register to Accumulator with Carry 1 1 Move A to External RAM (8-bit addr) 1 2 ADDC A,direct Add direct byte to A with Carry flag 2 1 Move A to External RAM (16-bit addr) 1 2 ADDC A,@Ri Add indirect RAM to A with Carry flag 1 1 PUSH direct Push direct byte onto stack 2 2 ADDC A,#data Add immediate data to A with Carry flag 2 1 POP direct Pop direct byte from stack 2 2 SUBB A,Rn Subtract register from A with Borrow 1 1 XCH A,Rn Exchange register with Accumulator 1 1 SUBB A,direct Subtract direct byte from A with Borrow 2 1 XCH A,direct Exchange direct byte with Accumulator 2 1 SUBB A,@Ri Subtract indirect RAM from A w/borrow 1 1 XCH A,@Ri Exchange indirect RAM with A 1 1 SUBB A,#data Subtract immed. data from A w/borrow 2 1 XCHD A,@Ri Exchange low-order Digit ind. RAM w/a 1 1 INC A Increment Accumulator 1 1 INC Rn Increment register 1 1 BOOLEAN VARIABLE MANIPULATION INC direct Increment direct byte 2 1 Increment indirect RAM 1 1 Mnemonic Description Byte Cyc DEC A Decrement Accumulator 1 1 CLR C Clear Carry flag 1 1 DEC Rn Decrement register 1 1 CLR bit Clear direct bit 2 1 DEC direct Decrement direct byte 2 1 SETB C Set Carry flag 1 1 Decrement indirect RAM 1 1 SETB bit Set direct Bit 2 1 INC DPTR Increment Data Pointer 1 2 CPL C Complement Carry flag 1 1 MUL AB Multiply A & B 1 4 CPL bit Complement direct bit 2 1 DIV AB Divide A by B 1 4 ANL C,bit AND direct bit to Carry flag 2 2 DA A Decimal Adjust Accumulator 1 1 ANL C,/bit AND complement of direct bit to Carry 2 2 ORL C,bit OR direct bit to Carry flag 2 2 LOGICAL OPERATION ORL C,/bit OR complement of direct bit to Carry 2 2 MOV C,bit Move direct bit to Carry flag 2 1 Mnemonic Destination Byte Cyc MOV bit,c Move Carry flag to direct bit 2 2 ANL A,Rn AND register to Accumulator 1 1 ANL A,direct AND direct byte to Accumulator 2 1 PROGRAM AND MACHINE CONTROL ANL A,@Ri AND indirect RAM to Accumulator 1 1 ANL A,#data AND immediate data to Accumulator 2 1 Mnemonic Description Byte Cyc ANL direct,a AND Accumulator to direct byte 2 1 ACALL addr11 Absolute Subroutine Call 2 2 ANL direct,#data AND immediate data to direct byte 3 2 LCALL addr16 Long Subroutine Call 3 2 ORL A,Rn OR register to Accumulator 1 1 RET Return from subroutine 1 2 ORL A,direct OR direct byte to Accumulator 2 1 RETI Return from interrupt 1 2 ORL A,@Ri OR indirect RAM to Accumulator 1 1 AJMP addr11 Absolute Jump 2 2 ORL A,#data OR immediate data to Accumulator 2 1 LJMP addr16 Long Jump 3 2 ORL direct,a OR Accumulator to direct byte 2 1 SJMP rel Short Jump (relative addr) 2 2 ORL direct,#data OR immediate data to direct byte 3 2 Jump indirect relative to the DPTR 1 2 XRL A,Rn Exclusive-OR register to Accumulator 1 1 JZ rel Jump if Accumulator is Zero 2 2 XRL A,direct Exclusive-OR direct byte to Accumulator 2 1 JNZ rel Jump if Accumulator is Not Zero 2 2 XRL A,@Ri Exclusive-OR indirect RAM to A 1 1 JC rel Jump if Carry flag is set 2 2 XRL A,#data Exclusive-OR immediate data to A 2 1 JNC rel Jump if No Carry flag 2 2 XRL direct,a Exclusive-OR Accumulator to direct byte 2 1 JB bit,rel Jump if direct Bit set 3 2 XRL direct,#data Exclusive-OR immediate data to direct 3 2 JNB bit,rel Jump if direct Bit Not set 3 2 CLR A Clear Accumulator 1 1 JBC bit,rel Jump if direct Bit is set & Clear bit 3 2 CPL A Complement Accumulator 1 1 CJNE A,direct,rel Compare direct to A & Jump if Not Equal 3 2 RL A Rotate Accumulator Left 1 1 CJNE A,#data,rel Comp. immed. to A & Jump if Not Equal 3 2 RLC A Rotate A Left through the Carry flag 1 1 CJNE Rn,#data,rel Comp. immed. to reg & Jump if Not Equal 3 2 RR A Rotate Accumulator Right 1 1 Comp. immed. to ind. & Jump if Not Equal 3 2 RRC A Rotate A Right through Carry flag 1 1 DJNZ Rn,rel Decrement register & Jump if Not Zero 2 2 SWAP A Swap nibbles within the Accumulator 1 1 DJNZ direct,rel Decrement direct & Jump if Not Zero 3 2 NOP No operation 1 1 DATA TRANSFER Notes on data addressing modes: Mnemonic Description Byte Cyc Rn -Working register R0-R7 MOV A,Rn Move register to Accumulator 1 1 direct -128 internal RAM locations, any I/O port, control or status register MOV A,direct Move direct byte to Accumulator 2 -Indirect internal RAM location addressed by register R0 or R1 MOV A,@Ri Move indirect RAM to Accumulator 1 1 #data -8-bit constant included in instruction MOV A,#data Move immediate data to Accumulator 2 1 #data16-16-bit constant included as bytes 2 & 3 of instruction MOV Rn,A Move Accumulator to register 1 1 bit -128 software flags, any I/O pin, control or status bit MOV Rn,direct Move direct byte to register 2 2 MOV Rn,#data Move immediate data to register 2 1 Notes on program addressing modes: MOV direct,a Move Accumulator to direct byte 2 1 addr16 -Destination address for LCALL & LJMP may be anywhere within MOV direct,rn Move register to direct byte 2 2 the 64-Kilobyte program memory address space. MOV direct,direct Move direct byte to direct 3 2 addr11 -Destination address for ACALL & AJMP will be within the same MOV direct,@ri Move indirect RAM to direct byte Kilobyte page of program memory as the first byte of the MOV direct,#data Move immediate data to direct byte 3 2 following instruction. Move Accumulator to indirect RAM 1 1 rel -SJMP and conditional jumps include an 8-bit offset byte. Range is Move direct byte to indirect RAM /-128 bytes relative to first byte of the following instruction. Move immediate data to indirect RAM 2 1 MOV DPTR,#data 16 Load Data Pointer with a 16-bit constant 3 2 המשך בעמוד 2 INSTRUCTIONS THAT AFFECT FLAG SETTINGS' INSTRUCTION FLAG INSTRUCTION FLAG C 0V AC C 0V AC ADD X X X CLR C 0 ADDC X X X CPL C X SUBB X X X ANL C,bit X MUL 0 X ANL C,/bit X DIV 0 X ORL C,bit X DA X ORL C,/bit X RRC X MOV C,bit X RLC X CJNE X SETB C 1
2 - 2 - Special Function Registers P3-Alternate Special Functions of Port 3 (MSB) (LSB) RD WR T1 T0 INT1 INT0 TXD RXD Symbol Position Name and Sig nifi cance RD P3.7 Read data control output. Active low pulse gen erated by hardware when external data memory is read. WR P3.6 Write data control output. Active low pulse gen erated by hardware when ex ter nal data memory is written. T1 P3.5 Timer/counter 1 ex ter nal input or test pin. T0 P3.4 Timer/counter 0 ex ter nal input or test pin. Symbol Position Name and Sig nifi cance INT1 P3.3 In terrupt 1 input pin. Low-level or fallingedge triggered. INT0 P3.2 Interrupt 0 input pin. Low-level or fallingedge triggered. TXD P3.1 Trans mit Data pin for serial port in UART mode. Clock output in shift register mode. RXD P3.0 Receive Data pin for serial port in UART mode. Data I/O pin in shift register mode. המשך בעמוד 3
3 - 3 - TMOD-Timer/Counter Mode Register (MSB) (LSB) GATE C / T M1 M0 GATE C / T M1 M0 TIMER1 TIMER0 M1 M0 Operating Mode 0 0 MCS-48 Timer TLx serves as five bit prescaler bit timer/counter. THx and TLx are cas caded; there is no prescaler. GATE C / T Gating control. When set, Timer/ counter "x" is enabled only while "INTx" pin is high and "TRx" control bit is set. When cleared, timer/counter is enabled whenever "TRx" control bit is set. Timer or Counter Selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from "Tx" input pin) bit auto-reload timer/ counter. THx holds a value which is to be reloaded into TLx each time it overflows. 1 1 (Timer 0) TL0 is an eight-bit timer/ counter con trolled by the standard Timer 0 control bits. TH0 is an eight-bit timer only con trolled by Timer 1 control bits. 1 1 (Timer 1) Timer/ counter 1 stopped. המשך בעמוד 4
4 - 4 - TCON-Timer/Counter Control/Status Register (MSB) (LSB) TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 Symbol Position Name and Sig nifi cance Symbol Position Name and Sig nifi cance TF1 TCON.7 Timer 1 overflow Flag. Set by hardware on timer/ counter over flow. Cleared when interrupt proc essed. IE1 TCON.3 Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed. TR1 TCON.6 Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off. TF0 TCON.5 Timer 0 overflow Flag. Set by hardware on timer/ counter over flow. Cleared when interrupt processed. TR0 TCON.4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off. IT1 TCON.2 Interrupt 1 Type control software to specify falling edge/low level triggered external in terrupts. IE0 TCON.1 Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed. IT0 TCON.0 Interrupt 0 Type control soft ware to specify falling edge/low level triggered external interrupts. המשך בעמוד 5
5 - 5 - SCON-Serial Port Control/Status Register (MSB) (LSB) SM0 SM1 SM2 REN TB8 RB8 TI RI Symbol Position Name and Significance SM0 SCON.7 Serial port Mode control bit 0. Set/cleared by software (see note). SM1 SCON.6 Serial port Mode control bit 1. Set/cleared by software (see note). SM2 SCON.5 Serial port Mode control bit 2. Set by software to disable reception of frames for which bit 8 is zero. REN SCON.4 Receiver Enable control software to enable/disable serial data reception. TB8 SCON.3 Transmit Bit 8. Set/ cleared by hardware to determine state of ninth data bit transmitted in 9-bit UART mode. Symbol Position Name and Significance RB8 SCON.2 Receive Bit 8. Set/ cleared by hardware to indicate state of ninth data bit received. TI SCON.1 Transmit Interrupt flag. Set by hardware when byte trans mitted. Cleared by software after servicing. RI SCON.0 Receive Interrupt flag. Set by hardware when byte received. Cleared by software after servicing. Note the state of (SM0, SM1) selects: (0,0) Shift register I/O ex pansion. (0,1) 8 bit UART, variable data rate. (1,0) 9 bit UART, fixed data rate. (1,1) 9 bit UART, variable data rate. המשך בעמוד 6
6 - 6 - IE-Interrupt Enable Register (MSB) (LSB) EA ES ET1 EX1 ET0 EX0 Symbol Position Name and Significance EA IE.7 Enable All control bit. Cleared by software to disable all interrupts, independent of the state of IE.4-IE.0. IE.6 (reserved) IE.5 (reserved) ES IE.4 Enable Serial port control soft ware to enable/disable interrupts from TI or RI flags. ET1 IE.3 Enable Timer 1 control software to enable/disable interrupts from timer/ counter 1. Symbol Position Name and Significance EX1 IE.2 Enable External in terrupt 1 control bit. Set/cleared by software to enable/disable interrupts from INT1. ET0 IE.1 Enable Timer 0 control software to enable/disable interrupts from timer/ counter 0. EX0 IE.0 Enable External in terrupt 0 control bit. Set/cleared by software to enable/disable interrupts from INT0. המשך בעמוד 7
7 - 7 - (MSB) IP-Interrupt Priority Control Register PS PT1 PX1 PT0 PX0 (LSB) Symbol Position Name and Significance IP.7 (reserved) IP.6 (reserved) IP.5 (reserved) PS IP.4 Serial port Priority control software to specify high/ low priority in terrupts for Serial port. PT1 IP.3 Timer 1 Priority control soft ware to specify high/ low priority interrupts for timer/counter 1. Symbol Position Name and Significance PX1 IP.2 External interrupt 1 Priority control bit. Set/ cleared by software to specify high/low priority interrupts for INT1. PT0 IP.1 Timer 0 Priority control software to specify high/ low priority interrupts for timer/counter 0. PX0 IP.0 External interrupt 0 Priority control bit. Set/cleared by software to specify high/low priority interrupts for INT0. Register Address Function P0 80H* Port 0 SP 81H Stack Pointer DPL 82H Data Pointer (Low) DPH 83H Data Pointer (High) TCON 88H* Timer register TMOD 89H Timer Mode register TL0 8AH Timer 0 Low byte TL1 8BH Timer 1 Low byte TH0 8CH Timer 0 High byte TH1 8DH Timer 1 High byte P1 90H* Port 1 SCON 98H* Serial Port Control register SBUF 99H Serial Port data Buffer P2 0A0H* Port 2 IE 0A8H* Interrupt Enable register P3 0B0H* Port 3 IP 0B8H* Interrupt Priority register PSW 0D0H* Program Status Word ACC 0E0H* Accumulator (direct address) B 0F0H* B register Interrupt Service Rou tine Source Starting Address (Reset) 0000H External H Timer/Counter 0 000BH External H Timer/Counter 1 001BH Serial Port 0023H *=bit addressable register המשך בעמוד 8
8 - 8 - נוסחאון בשפת C של המיקרו בקר 8051 נוסחאון זה מתאים למהדר. Keil uvision3 חלקים ממנו מתאימים גם למהדרים אחרים. Name Description תאור Size Range Data Types )טיפוסי נתונים( bit One Bit ביט בודד 1 bit 0 to 1 char Character or small integer תו בודד או בית 1 byte 128 to 127 unsigned char Unsigned small integer בית אחד ללא סימן 1 byte 0 to 255 int Integer מספר שלם 2 bytes to unsigned int Unsigned integer מספר שלם ללא סימן 2 bytes 0 to long Long integer מספר שלם ארוך 4 bytes to unsigned long מספר שלם ארוך Unsigned long integer ללא סימן 4 bytes 0 to float Floating point number מספר ממשי 4 bytes +/ E 38 to +/ E+38 sbit Special Bit ביט מיוחד 1 bit 0 to 1 sfr sfr16 8 bits special Function Registers 16 bits special Function Registers 1 byte 0 to 255 בית מיוחד 2 bytes 0 to בית כפול מיוחד דוגמאות: unsigned char a; int b, c; sfr P1=0x90; sbit P1_7 = 0x97; המשך בעמוד 9
9 - 9 - Memory Areas )אזורי הזיכרון( Name Description Example data places the variable in directly unsigned int data dnum; addressable RAM in the micro core xdata places the variable in external RAM unsigned char xdata xnum_at_0x8000; * idata places the variable in indirectly int idata inum; addressable memory within the micro core code places the variable in program memory unsigned char code cnum=0xaa; * _at_ places the variable in absolute address. Preprocessor-directives )הנחיות לקדם-מהדר( Description Syntax Example macro definitions #define identifier replacement #define LED P 1_7 Description תאור Operator Assignment השמה = Operators )אופרטורים( Initalization of variables )אתחול משתנים( unsigned char d=0; d=75; // decimal number d=0x4b; // hexadecimal number תחליף - replacement ; מזהה - identifier המשך בעמוד 10
10 Arithmetic Operators )אופרטורים חשבוניים( Description תאור Operator addition חיבור + subtraction חיסור multiplication כפל * division חילוק / modulo שארית % Relational and equality operators )אופרטורים להשוואה ויחסים( Description תאור Operator Equal to שווה = = Not equal to שונה =! Greater than גדול מ < Less than קטן מ > Greater than or equal to גדול מ / שווה = < Less than or equal to קטן מ / שווה = > Logical operators )אופרטורים לוגיים בין ביטויים( Description תאור Operator NOT היפוך! AND וגם && OR או Bitwise Operators )אופרטורים על סיביות( Description תאור Operator AND וגם & Inclusive OR או כולל (XOR) Exclusive OR או מוציא ^ Byte inversion היפוך בית ~ Bit inversion היפוך סיבית! Shift Left הזזה שמאלה >> Shift Right הזזה ימינה << המשך בעמוד 11
11 Description Syntax Example Conditional Structures )מבני בקרה משפטי תנאי( if if.. else if.. else if.. else if (condition) statements ; if (condition) statement ; else statement ; if (condition) statement ; else if (condition) statement ; else statement ; if (d == 100) P1 = 0xFF; if (d == 100) P1 = 0xFF; else P1=0; if (d > 0) P1=4; else if (d < 0) P1=2; else P1=1; הצהרה statement ; תנאי condition המשך בעמוד 12
12 Description Syntax Example Iteration Structures )מבני בקרה - לולאות( while loop do-while loop for loop while (expression) statements ; do statements ; while (condition); for (initialization; condition; increase) statements ; while (n>0) P1=n; n ; do n=p1; while (n!= 0); for (i=0; i<10; i++) P1=i; קידום increase ; אתחול initialization ; הצהרה statement ; תנאי condition המשך בעמוד 13
13 Arrays )מערכים( Description Syntax Example arr הגדרת מערך חד מימדי char type name [number of elements]; char arr[5]; arr אתחול והצבת ערכים במערך char type name [number of elements] = value1,..valuen; char arr[5] = 3,5,7, 1, 14; arr הגדרת מערך דו מימדי arr [1] [3] type name [number of elements] [number of elements]; char arr[3][5]; ערך value ; פרטים elements Structure of a program )מבנה כללי של תוכנית( #include <8051.h> // including headers for the SFR definitions of your microcontroller void main() while(1) //Your code המשך בעמוד 14
14 Functions )פונקציות( Description Syntax Example Functions with no type and no argument Functions with no type void name (void) statements; void name ( parameter1, parameter2,...) statements; void OutData(void) P1=0xAB; void main() OutData(); void OutData(unsigned char a, unsigned char b) P0=a; P1=b; void main() OutData(0xF,0xF0); Functions with type and argument type name ( parameter1, parameter2,...) statements; unsigned char InOutData(unsigned char a) P1=a; return P0; void main() unsigned char r; r = InOutData(63); P2=r; טיעון argument ; טיפוס type ; הצהרה statement ; ערך המועבר לפונקציה parameter המשך בעמוד 15
15 Interrput Service Routines )שגרות לטיפול בפסיקות( Interrupt Number Description Address 0 External INT h 1 Timer 0 000Bh 2 External INT h 3 Timer 1 001Bh 4 Serial port 0023h void int2sub () interrupt 2 דוגמה: // Interrupt code בהצלחה!
Q. Classify the instruction set of 8051 and list out the instructions in each type.
INTRODUCTION Here is a list of the operands and their meanings: A - accumulator; Rn - is one of working registers (R0-R7) in the currently active RAM memory bank; Direct - is any 8-bit address register
More informationInstruction Set Of 8051
Instruction Set Of 8051 By Darshan Patel M.Tech (Power Electronics & Drives) Assistant Professor, Electrical Department Sankalchand Patel college of Engineering-Visnagar Introduction The process of writing
More informationMASSEY UNIVERSITY PALMERSTON NORTH CAMPUS
MASSEY UNIVERSITY PALMERSTON NORTH CAMPUS EXAMINATION FOR 159.233 COMPUTER SYSTEMS Semester One June 2008 Time allowed: THREE (3) hours This exam contains THREE (3) questions ANSWER ALL THREE (3) QUESTIONS
More informationINSTRUCCIONES ARITMETICAS ERROR! MARCADOR NO DEFINIDO.
INSTRUCCIONES ARITMETICAS ERROR! MARCADOR NO DEFINIDO. ADD A,Rn Add register to 28..2F 1 12 X X X accumulator ADD A,direct Add direct byte 25 2 12 X X X to accumulator ADD A,@Ri Add indirect RAM 26..27
More informationDR bit RISC Microcontroller. Instructions set details ver 3.10
DR80390 8-bit RISC Microcontroller Instructions set details ver 3.10 DR80390 Instructions set details - 2 - Contents 1. Overview 7 1.1. Document structure. 7 2. Instructions set brief 7 2.1. Instruction
More informationMicroprocessors 1. The 8051 Instruction Set. Microprocessors 1 1. Msc. Ivan A. Escobar Broitman
Microprocessors 1 The 8051 Instruction Set Microprocessors 1 1 Instruction Groups The 8051 has 255 instructions Every 8-bit opcode from 00 to FF is used except for A5. The instructions are grouped into
More informationEmbedded Controller Programming
Embedded Controller Programming Counters, Timers and I/O in Assembly Language Ken Arnold Copyright 2000-2004 Ken Arnold 1 Outline Timer/Counters Serial Port More 8051 Instructions Examples Copyright 2000-2004
More information80C51 family programmer s guide and instruction set. 80C51 Family. PROGRAMMER S GUIDE AND INSTRUCTION SET Memory Organization. Philips Semiconductors
PROGRAMMER S GUIDE AND INSTRUCTION SET Memory Organization Program Memory The 80C51 has separate address spaces for program and data memory. The Program memory can be up to 64k bytes long. The lower 4k
More informationMicrocontroller Intel [Instruction Set]
Microcontroller Intel 8051 [Instruction Set] Structure of Assembly Language [ label: ] mnemonic [operands] [ ;comment ] Example: MOV R1, #25H ; load data 25H into R1 2 8051 Assembly Language Registers
More informationDragonchip. Instruction Set Manual
Dragonchip Instruction Set Manual Version 3.1 July 2004 The Objective of this document is to provide the user a detail description to the each instruction set used in Dragonchip s MCU family. There are
More informationApplication Brief D-005
Interfacing the Avago HDSP-2xxx LED Alphanumeric Displays with the Intel 8751H Microcontroller Application Brief D-005 Introduction The HDSP-21xx/-25xx series of products is ideal for applications where
More informationMicrocontroller. Instruction set of 8051
UNIT 2: Addressing Modes and Operations: Introduction, Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, PUSH and POP Opcodes, Data exchanges, Example
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP 805 Microcontroller General Description The Digital Blocks Microcontroller Verilog IP Core is complaint with the MCS 5 Instruction Set and contains standard 805 MCU peripherals,
More informationDodatak. Skup instrukcija
Dodatak Skup instrukcija Arithmetic Operations [@Ri] implies contents of memory location pointed to by R0 or R1 Rn refers to registers R0-R7 of the currently selected register bank 2 ADD A,
More informationAL8051S 8-BIT MICROCONTROLLER Application Notes
AL8051S 8-BIT MICROCONTROLLER Application Notes 6-14-2012 Table of Contents GENERAL INFORMATION... 3 FEATURES... 3 Key features... 3 Design features... 3 INTERFACE... 4 Symbol... 4 Signal description...
More informationDigital Blocks Semiconductor IP
805 SFR Bus Digital Blocks Semiconductor IP 805 Microcontroller Configurable Peripherals General Description The Digital Blocks (Configurable Peripherals) Microcontroller Verilog IP Core is complaint with
More informationSN8F5000 Family Instruction Set
SONiX Technology Co., Ltd. 8051-based Microcontroller 1 Overview SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051.
More informationProgramming of 8085 microprocessor and 8051 micro controller Study material
8085 Demo Programs Now, let us take a look at some program demonstrations using the above instructions Adding Two 8-bit Numbers Write a program to add data at 3005H & 3006H memory location and store the
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP DB805C-FSM 805 Microcontroller FSM Finite State Machine General Description The Digital Blocks DB805C-FSM IP Core contains Digital Blocks compact DB805C CPU Core & GPIO
More informationUNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING
UNIT 2 THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare
More information8051 Overview and Instruction Set
8051 Overview and Instruction Set Curtis A. Nelson Engr 355 1 Microprocessors vs. Microcontrollers Microprocessors are single-chip CPUs used in microcomputers Microcontrollers and microprocessors are different
More informationLegacy documentation refer to the Altium Wiki for current information. TSK51x MCU
Summary Core Reference CR0115 (v2.0) March 13, 2008 The TSK51x is a fully functional, 8-bit microcontroller, incorporating the Harvard architecture. This core reference includes architectural and hardware
More informationMemory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples.
MICROCONTROLLERS AND APPLICATIONS 1 Module 2 Module-2 Contents: Memory organization Programming model - Program status word - register banks - Addressing modes - instruction set Programming examples. MEMORY
More information8051 Core Specification
8051 Core Specification Authors: Jaka Simsic Simon Teran jakas@opencores.org simont@opencores.org Rev. 0.1 August 14, 2001 First Draft www.opencores.org Rev 0.1 First Draft 1 of 26 Revision History Rev.
More informationArchitecture & Instruction set of 8085 Microprocessor and 8051 Micro Controller
of 8085 microprocessor 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration 8-bit
More informationMCS -51 Programmer s Guide and Instruction Set
MCS -51 Programmer s Guide and Instruction Set November 1992 Order Number 270249-003 COPYRIGHT INTEL CORPORATION 1996 MCS -51 PROGRAMMER S GUIDE AND INSTRUCTION SET CONTENTS PAGE MEMORY ORGANIZATION 1
More informationUNIT THE 8051 INSTRUCTION SET AND PROGRAMMING
UNIT THE 8051 INSTRUCTION SET AND PROGRAMMING Instructions Alphabetical List of Instructions ACALL: Absolute Call ADD, ADDC: Add Accumulator (With Carry) AJMP: Absolute Jump ANL: Bitwise AND CJNE: Compare
More informationModule Contents of the Module Hours COs
Microcontrollers (EE45): Syllabus: Module Contents of the Module Hours COs 1 8051 MICROCONTROLLER ARCHITECTURE: Introduction to Microprocessors and Microcontrollers, the 8051 Architecture, 08 1 and pin
More information8051 Microcontroller
8051 Microcontroller EE4380 Fall 2001 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas 8051 Architecture Programmer s View Register Set Instruction Set Memory
More informationApplication Brief D-002
HCMS-29xx and HCMS-39xx Interfacing the Avago Technologies HCMS-29xx / HCMS-39xx LED Alphanumeric Displays with the Intel 8751H Microcontroller Application Brief D-002 Introduction The HCMS-29xx/HCMS-39xx
More informationContents 8051 Instruction Set BY D. BALAKRISHNA, Research Assistant, IIIT-H Chapter I : Control Transfer Instructions Lesson (a): Loop Lesson (b): Jump (i) Conditional Lesson (c): Lesson (d): Lesson (e):
More informationMASSEY UNIVERSITY PALMERSTON NORTH CAMPUS
MASSEY UNIVERSITY PALMERSTON NORTH CAMPUS EXAMINATION FOR 159.253 COMPUTER SYSTEMS Semester I - 2005 Time allowed: THREE (3) hours THIS IS A CLOSED BOOK EXAMINATION ANSWER ALL QUESTIONS SECTION A 28 Multi-choice
More informationC51 Family. Architectural Overview of the C51 Family. Summary
Architectural Overview of the C51 Family C51 Family Summary 1. Introduction............................................................ I.1. 1.1. TSC80C51/80C51/80C31.................................................................
More informationC51 Family. C51 Family Programmer s Guide and Instruction Set. Summary
C51 Family Programmer s Guide and Instruction Set Summary 1. Memory Organization.................................................... I.3.2 1.1. Program Memory.......................................................................
More informationIntroduction to uc & Embedded Systems
Introduction to uc & Embedded Systems Prepared by, Tamim Roshdy Embedded Systems What is an embedded system? An embedded system is an application that contains at least one programmable computer (typically
More informationProgramming Book Microcontroller Kit. Rev 3.0 January, Wichit Sirichote
Programming Book1 8051 Microcontroller Kit Rev 3.0 January, 016 016 Wichit Sirichote 1 Contents Overview...3 SAFTY INFORMATION...3 Tools...3 Experiment 1 Blinking LED...4 Experiment Binary number counting...9
More informationVRS540-4kB Flash, 128B RAM, 25~40MHz, 8-Bit MCU
VRS540-4kB Flash, 28B RAM, 25~40MHz, 8-Bit MCU 34 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B H4 Tel: (54) 87-2447 http://www.goalsemi.com P.3 P.2 XTAL NC P0./AD VRS540 Overview
More informationVRS550-8kB Flash, 256B RAM, 25~40MHz, 8-Bit MCU VRS560-16kB Flash, 256B RAM, 40MHz, 8-Bit MCU
VRS550-8kB Flash, 256B RAM, 25~40MHz, 8-Bit MCU VRS560-6kB Flash, 256B RAM, 40MHz, 8-Bit MCU 34 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B H4 Tel: (54) 87-2447 http://www.goalsemi.com
More informationIA8044/IA8344 Variants IA8044 4kB internal ROM with R0117 version 2.3 firmware, 192 byte internal RAM, 64kB external program and data space.
FEATURES Form, Fit, and Function Compatible with the Intel 8044/8344 Packaging options available: 40 Pin Plastic Dual In-Line Package (PDIP), 44 Pin Plastic Leaded Chip Carrier (PLCC) 8-Bit Control Unit
More informationY51 Microcontroller. Technical Manual
Y51 Microcontroller Technical Manual Disclaimer Systemyde International Corporation reserves the right to make changes at any time, without notice, to improve design or performance and provide the best
More informationCore8051. Advanced v0.1
Advanced v0.1 Core8051 Product Summary Intended Use Embedded System Control Communication System Control I/O Control Key Features 100% ASM51 Compatible Instruction Set 1 Control Unit Eight-bit Instruction
More informationTUTORIAL. Donal Heffernan University of Limerick May Tutorial D.Heffernan 2000,
8051 TUTORIAL Donal Heffernan University of Limerick May-2002 8051 Tutorial D.Heffernan 2000, 2001 1 Blank 8051 Tutorial D.Heffernan 2000, 2001 2 Some reference material: Test books + MacKenzie Scott.
More informationLegacy documentation refer to the Altium Wiki for current information. TSK52x MCU
Legacy documentation TSK52x MCU Summary Core Reference CR0116 (v2.0) March 13, 2008 The TSK52x is a fully functional, 8-bit microcontroller, incorporating the Harvard architecture. This core reference
More informationCS 320. Computer Architecture Core Architecture
CS 320 Computer Architecture 8051 Core Architecture Evan Hallam 19 April 2006 Abstract The 8051 is an 8-bit microprocessor designed originally in the 1980 s by the Intel Corporation. This inexpensive and
More informationThe Timers/Counters The Serial Interface The Interrupt System Reset P0.0-P0.7 P2.0-P2.7. Port 2 Drivers. Port 2 Latch
HARDWARE DESCRIPTION This chapter provides a detailed description of the 80C51 microcontroller (see Figure 1). Included in this description are: The port drivers and how they function both as ports and,
More informationHighlights. FP51 (FPGA based 1T 8051 core)
Copyright 2017 PulseRain Technology, LLC. FP51 (FPGA based 1T 8051 core) 10555 Scripps Trl, San Diego, CA 92131 858-877-3485 858-408-9550 http://www.pulserain.com Highlights 1T 8051 Core Intel MCS-51 Compatible
More informationEE6502- MICROPROCESSOR AND MICROCONTROLLER
. EE6502- MICROPROCESSOR AND MICROCONTROLLER UNIT III - 8051 MICROCONTROLLER PART - A 1. What is Microcontroller? A device which contains the microprocessor with integrated peripherals like memory, serial
More informationUniversity of Toronto at Scarborough CSC CSSF - Microprocessor Systems
Final Exam - December l&l997 University of Toronto at Scarborough CSC CSSF - Microprocessor Systems 3 hours - No notes or similar aids allowed. Marks Examiner: Gyula Lorincz P3 oc-3-20 1. Explain in detail
More informationET355 Microprocessors Thursday 6:00 pm 10:20 pm
ITT Technical Institute ET355 Microprocessors Thursday 6:00 pm 10:20 pm Unit 4 Chapter 6, pp. 139-174 Chapter 7, pp. 181-188 Unit 4 Objectives Lecture: BCD Programming Examples of the 805x Microprocessor
More information8051 Instruction Set
8051 Instruction Set 23-ug-16 ptkarule@rediffmail.com 1 Programmers Model of 8051 7FH 30H 2FH 20H 1FH 00H General Purpose Bit addressable Register Banks 1FH 18H 17H 10H 0FH 08H 07H 00H R7 R6 R5 R4 R3 R2
More informationTUTORIAL Assembly Language programming (2)
8051 Assembly Language programming (2) TUTORIAL 4 EEE3410 Microcontroller Applications 1. Write the instructions to move value 34h into register A and value 3Fh into register B, then add them together.
More informationUNIT MICROCONTROLLER AND ITS PROGRAMMING
M i c r o p r o c e s s o r s a n d M i c r o c o n t r o l l e r s P a g e 1 UNIT-7 8051 MICROCONTROLLER AND ITS PROGRAMMING INTRODUCTION The microcontroller incorporates all the features that are found
More information8051 Microcontrollers
8051 Microcontrollers Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu March 15, 2016 8051 INSTRUCTIONS JUMP, LOOP AND CALL INSTRUCTIONS 8051 INSTRUCTIONS Repeating a sequence of instructions
More informationAssembly Language programming (2)
EEE3410 Microcontroller Applications LABORATORY Experiment 2 Assembly Language programming (2) Name Class Date Class No. Marks Arithmetic, Logic and Jump instructions Objectives To learn and practice the
More informationEEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 4 The 8051 Architecture
Department of Electrical Engineering Lecture 4 The 8051 Architecture 1 In this Lecture Overview General physical & operational features Block diagram Pin assignments Logic symbol Hardware description Pin
More informationVRS570 32K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS580 64K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU
VRS570 32K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU VRS580 64K Flash, 1kB RAM, 25~40MHz, 8-Bit MCU 1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 8051 8052 and 80C51 Hardware Description December 1992 Order Number 270252-006
More informationWhat Registers are available? Programming in Assembler. Assembler Programming - like early Basic. Assembler Data Movement Instructions
Programming in Assembler Need knowledge of CPU 8051 Programmers model what registers are available? what memory is available? code memory (for programs) data memory (for variables and the stack) what instructions
More informationNAME as31 - An Intel 8031/8051 assembler. SYNOPSIS as31 [-h] [-l] [-s] [-v] [-Aarg] [-Ffmt] [-Ofile] infile.asm
NAME as31 - An Intel 8031/8051 assembler SYNOPSIS as31 [-h] [-l] [-s] [-v] [-Aarg] [-Ffmt] [-Ofile] infile.asm DESCRIPTION As31 assembles infile.asm into one of several different output formats. The output
More informationPrinciple and Interface Techniques of Microcontroller
Principle and Interface Techniques of Microcontroller --8051 Microcontroller and Embedded Systems Using Assembly and C LI, Guang ( 李光 ) Prof. PhD, DIC, MIET WANG, You ( 王酉 ) PhD, MIET 杭州 浙江大学 2011 Chapter
More informationCPEG300 Embedded System Design. Lecture 6 Interrupt System
CPEG300 Embedded System Design Lecture 6 Interrupt System Hamad Bin Khalifa University, Spring 2018 Correction Lecture 3, page 18: Only direct addressing mode is allowed for pushing or popping the stack:
More informationIntroduction To MCS-51
Introduction To MCS-51 By Charoen Vongchumyen Department of Computer Engineering Faculty of Engineering KMITLadkrabang 8051 Hardware Basic Content Overview Architechture Memory map Register Interrupt Timer/Counter
More information8051 Single Board Monitor Programming. Minmon - Yeralan & Ahluwalia. PaulMon1 & PaulMon2 - Paul Stoffregen
8051 Single Board Monitor Programming Monitor Program Available Monitor Program Minmon - Yeralan & Ahluwalia Programming and Interfacing the 8051 Microcontroller PaulMon1 & PaulMon2 - Paul Stoffregen http://www.pjrc.com/tech/8051
More informationINTEGRATED CIRCUITS P89C669 USER MANUAL. Preliminary Supersedes data of 2003 Jul Sep 16
INTEGRATED CIRCUITS P89C669 USER MANUAL Preliminary Supersedes data of 2003 Jul 30 2003 Sep 16 1 INTRODUCTION...3 1.1 The 51MX CPU CORE...3 1.2 P89C669 microcontrollers...3 1.3 P89C669 Logic Symbol...6
More informationChapter Family Microcontrollers Instruction Set
Chapter 4 8051 Family Microcontrollers Instruction Set Lesson 5 Program Flow Control and Interrupt Flow Control Instructions 2 Branch instructions- Jump to new value of Program Counter (PC) LJMP address16
More informationMicrocontroller and Applications
S.Y. Diploma : Sem. IV [DE/EJ/ET/EN/EX/EQ/IS/IC/IE] Microcontroller and Applications Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 70 Q.1 Attempt any FIVE of the following : [10] Q.1(a) Define
More information8051 Programming: Arithmetic and Logic
8051 Programming: Arithmetic and Logic EE4380 Fall 2002 Class 4 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Topics Signed and Unsigned arithmetic Binary
More information8051 Microcontroller
8051 Microcontroller 1 Salient Features (1). 8 bit microcontroller originally developed by Intel in 1980. (2). High-performance CMOS Technology. (3). Contains Total 40 pins. (4). Address bus is of 16 bit
More information80C51 Block Diagram. CSE Overview 1
80C51 Block Diagram CSE 477 8051 Overview 1 80C51 Memory CSE 477 8051 Overview 3 8051 Memory The data width is 8 bits Registers are 8 bits Addresses are 8 bits i.e. addresses for only 256 bytes! PC is
More informationSUMMER 13 EXAMINATION
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001-2005 Certified) Subject Code: 12187 SUMMER 13 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should
More informationLecture Instruction Set
Lecture 4 8051 Instruction Set 2 8051 Instruction Set Introduction CIP-51 architecture and memory organization review Addressing Modes Register addressing Direct addressing Indirect addressing Immediate
More informationELEG3923 Microprocessor Ch.6 Arithmetic and Logics
Department of Electrical Engineering University of Arkansas ELEG3923 Microprocessor Ch.6 Arithmetic and Logics Dr. Jingxian Wu wuj@uark.edu OUTLINE 2 Arithmetic instructions Signed number operations Logic
More informationPrinciple and Interface Techniques of Microcontroller
Principle and Interface Techniques of Microcontroller --8051 Microcontroller and Embedded Systems Using Assembly and C LI, Guang ( 李光 ) Prof. PhD, DIC, MIET WANG, You ( 王酉 ) PhD, MIET 杭州 浙江大学 2014 Chapter
More informationISSI. IS89C51 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER with 4-Kbytes of FLASH ISSI IS89C51 NOVEMBER 1998 FEATURES GENERAL DESCRIPTION
IS89C51 CMOS SINGLE CHIP 8-BIT MICROCONTROLLER with 4-Kbytes of FLASH NOVEMBER 1998 FEATURES 80C51 based architecture 4-Kbytes of on-chip Reprogrammable Flash Memory 128 x 8 RAM Two 16-bit Timer/Counters
More informationInterrupts. EE4380 Fall 2001 Class 9. Pari vallal Kannan. Center for Integrated Circuits and Systems University of Texas at Dallas
8051 - Interrupts EE4380 Fall 2001 Class 9 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Polling Vs Interrupts Polling: MCU monitors all served devices continuously,
More informationSM5964B 8-Bit Micro-controller 64KB with ISP Flash & 1KB RAM embedded
Product List... 3 Description... 3 Ordering Information... 3 Features... 3 Pin Configuration... 4 Block Diagram... 7 Special Function Register (SFR)... 9 Function Description... 12 1. General Features...
More informationWINTER 14 EXAMINATION
Subject Code: 17534 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)
More informationMICROPROCESSOR LABORATORY MANUAL
MICROPROCESSOR LABORATORY MANUAL T.C. AYDIN ADNAN MENDERES UNIVERSITY ENGINEERING FACULTY ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT Prepared by: Res. Asst. Abdullah GÜLDEREN Aydın 2019 Contents 1.
More informationMICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Features of 8051:
DEPARTMENT OF ECE MICROPROCESSORS AND MICROCONTROLLERS MATERIAL UNIT V 8051 MICROCONTROLLERS To make a complete microcomputer system, only microprocessor is not sufficient. It is necessary to add other
More information8051 Microcontroller Assembly Programming
8051 Microcontroller Assembly Programming EE4380 Fall 2002 Class 3 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Topics Machine code 8051 Addressing Modes
More informationThe Final Word on 8051 Microcontroller
The Final Word on 8051 Microcontroller This is a book about the Intel 8051 microcontroller and its large family of descendants. It is intended to give you, the reader, some new techniques for optimizing
More informationUNIT MICROCONTROLLER
Page UNIT-5 805 MICROCONTROLLER INTRODUCTION The microcontroller incorporates all the features that are found in microprocessor. The microcontroller has built in ROM, RAM, Input Output ports, Serial Port,
More informationMICROPROCESSOR & MICROCONTROLLER
a) From road north to East From road east to north From road south to west From road west to south From road west to north b) From road north to East From road south to west From road south to north From
More informationCoE3DJ4 Digital Systems Design. Chapter 6: Interrupts
CoE3DJ4 Digital Systems Design Chapter 6: Interrupts Interrupts An interrupt is the occurrence of an event that causes a temporary suspension of a program while the condition is serviced by another program.
More informationENE 334 Microprocessors
Page 1 ENE 334 Microprocessors Lecture 10: MCS-51: Logical and Arithmetic : Dejwoot KHAWPARISUTH http://webstaff.kmutt.ac.th/~dejwoot.kha/ ENE 334 MCS-51 Logical & Arithmetic Page 2 Logical: Objectives
More informationMODEL ANSWER WINTER 17 EXAMINATION Subject Title: Microcontroller and applications
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationVidyalankar T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution
1. (a) 1. (b) T.E. Sem. V [ETRX] Microprocessors and Microcontrollers I Prelim Question Paper Solution Priority modes. 1) Fully Nested Mode : It is a general purpose mode. IR 0 highest priority IR 1 lowest
More informationArithmetic and Logic
8051 - Arithmetic and Logic EE4380 Fall 2001 Class 8 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Signed Arithmetic - Concepts Representation of the sign
More informationRev. No. History Issue Date Remark
Preliminary Bar Code Reader Document Title Bar Code Reader Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 5, 2000 Preliminary 0.1 Change document title from Bar Code Reader
More informationMODULE-1. Short Answer Questions
MODULE-1 Short Answer Questions 1. Give the comparison between microprocessor and microcontroller. It is very clear from figure that in microprocessor we have to interface additional circuitry for providing
More informationMod-3: Interrupts,Timer operation,serial communication 1
Mod-3: Interrupts,Timer operation,serial communication 1 Module-3 Contents: Interrupts - interrupt sources - interrupt handling programming examples. Timers operation different modes waveform generation-
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)
WINTER 17 EXAMINATION Subject Name: Microcontroller Model Answer Subject Code: 17534 I m p o r t a n t I n s t r u c t i o n s t o e x a m i n e r s : 1) The answers should be examined by key words and
More informationChapter 6 Interrupts. (I. Scott Mackenzie) By: Masud-ul-Hasan
Chapter 6 Interrupts (I. Scott Mackenzie) 1 Interrupts An interrupt is the occurrence of an event that causes a temporary suspension of a program while the condition is serviced by another program. It
More information8-BIT MICROCONTROLLER
8-BIT MICROCONTROLLER Table of Contents- 1 GENERAL DESCRIPTION... 4 2 FEATURES... 5 3 PARTS INFORMATION LIST... 6 3.1 Lead Free (RoHS) Parts information list... 6 4 PIN CONFIGURATIONS... 7 5 PIN DESCRIPTIONS...
More informationSection Microcontroller Instruction Set
Section 1 8051 Microcontroller Instruction Set For interrupt response time information, refer to the hardware description chapter. Instructions that ffect Flag Settings (1) Instruction Flag Instruction
More informationUNIT-III ASSEMBLY LANGUAGE PROGRAMMING. The CPU can access data in various ways, which are called addressing modes
8051 Software Overview: 1. Addressing Modes 2. Instruction Set 3. Programming 8051 Addressing Modes: UNIT-III ASSEMBLY LANGUAGE PROGRAMMING The CPU can access data in various ways, which are called addressing
More informationControl Transfer Instructions Jump, Loop, and Call. ECE473/573 Microprocessor System Design, Dr. Shiue
Control Transfer Instructions Jump, Loop, and Call 1 Jump Instructions JZ label ; Jump if A=0 JNZ label ; Jump if A!=0 DJNZ reg, label ; Decrement and Jump if A (or reg.)!=0 CJNE A, byte ; Compare and
More informationInternational Journal of Digital Application & Contemporary research Website: (Volume 1, Issue 2, September 2012)
Area Optimized 32-Bit Pipeline RISC Processor in VHDL Swati Joshi swati_joshi20@yahoo.co.in Puran Gour purangour@rediffmail.com Abstract RISC architecture is a solution of recent era for complex computation
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT- IV
UNIT- IV PART A (2 MARK QUESTIONS) 1. What is the need for de-bouncing the keyboard? (AUC NOV 2012) Debouncing is any kind of hardware device or software that ensures that only a single signal will be
More informationCHAPTER 6 ARITHMETIC, LOGIC INSTRUCTIONS, AND PROGRAMS
CHAPTER 6 ARITHMETIC, LOGIC INSTRUCTIONS, AND PROGRAMS Addition of Unsigned Numbers The instruction ADD is used to add two operands Destination operand is always in register A Source operand can be a register,
More information